

(Currently Amended) 1. An electromechanical micromirror device,
comprising:

5 a single substrate with a 1st bottom surface and a 2nd top surface
opposite said bottom surface;

a control circuitry disposed on said 1st bottom surface of said single
substrate; and

10 a micromirror section disposed on said 2nd top surface of said
single substrate;

wherein said micromirror section comprises
a micromirror; and

15 at least one support structure for supporting said micromirror and
via connectors opened through said single substrate for connecting
said control circuit to said support structure.

20 (Currently Amended) 2. The device of claim 1, wherein:

said control circuitry disposed on said bottom surface of said
substrate comprising a circuit selected from the group consisting of:
CMOS circuits, NMOS circuits, PMOS circuits, bipolar circuits,
25 BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon
thin film transistor circuits, polysilicon thin film transistor circuits,
SiGe transistor circuits, SiC transistor circuits, GaN transistor
circuits, GaAs transistor circuits, InP transistor circuits, CdSe
transistor circuits, organic transistor circuits, and conjugated
30 polymer transistor circuits.

(Currently Amended) 3. The device of claim 1, wherein:

5 said single substrate comprising a substrate having said via
 connectors from said bottom surface to said top surface through
 said single substrate is selected from the group consisting of a
 silicon-on-insulator (SOI) substrate, a silicon substrate, a
 polycrystalline silicon substrate, a glass substrate, a plastic
 substrate, a ceramic substrate, a germanium substrate, a SiGe
 substrate, a SiC substrate, a sapphire substrate, a quartz substrate, a
10 GaAs substrate, and an InP substrate.

(Currently Amended) 4. The device of claim 1, wherein:

15 said micromirror section additionally comprises at least one
 addressing electrode controllable by said control circuitry disposed
 on said bottom surface of said single substrate for actuating said
 micromirror.

(Currently Amended) 5. The device of claim 4, additionally comprising:

20 at least one of said via connectors comprising electrically
 conductive routing line ~~integral with~~ through said single substrate
 that connects said control circuitry to said at least one addressing
 electrode.

25

(Currently Amended) 6. The device of claim 5, wherein:

30 said at least one ~~electrically conductive routing line comprises a via~~
 connector through said single substrate and comprising a
 metallization ~~in said via~~ connector.

(Currently Amended) 7. The device of claim 1, wherein:

said single substrate additionally comprises an insulating layer
between said ~~first~~ bottom surface and said ~~second~~ top surface.

5

(Currently Amended) 8. The device of claim 1, wherein:

said micromirror disposed on said top surface further comprising a
metallic mirror.

10

(Currently Amended) 9. The device of claim 1, wherein:

said micromirror disposed on said top surface further comprising a
multi-layer dielectric mirror.

15

(Currently Amended) 10. The device of claim 1, wherein:

said micromirror disposed on said top surface further comprising a
substantially planar reflective side with neither recesses nor
protrusions.

20

(Currently Amended) 11. The device of claim 1, wherein:

said micromirror disposed on said top surface further comprising a
reflective surface having no edges perpendicular to a projection
direction of an incident light propagation vector onto said single
substrate.

25

(Currently Amended) 12. The device of claim 11, wherein:

said reflective surface of said micromirror disposed on said top
surface further comprising a polygon-shaped reflective surface.

30

(Currently Amended) 13. The device of claim 12, wherein:

5 said polygon-shaped reflective surface is selected from the group of reflective surfaces consisting of a rectangle-shaped reflective surface and a hexagon-shaped reflective surface.

(Currently Amended) 14. The device of claim 1, wherein:

10 said micromirror section ~~additionally~~ comprises a torsion hinge disposed underneath and supporting said micromirror support structure; and

15 said torsion hinge ~~further~~ comprising a pair of supporting structures for supporting said torsion hinge on said substrate.

(Currently Amended) 15. The device of claim 1, wherein:

20 said micromirror section ~~additionally~~ comprises at least one stopping member for limiting a rotation of said micromirror.

(Currently Amended) 16. The tool of claim 15, wherein:

25 said at least one stopping member comprises a ~~1st~~ first stopping member for limiting the rotation of said micromirror in a ~~1st~~ first direction; and

30 a ~~2nd~~ second stopping member for limiting the rotation of said micromirror in a direction opposite to said ~~1st~~ first direction.

(Currently Amended) 17. An array of electromechanical micromirror devices comprising:

5 a single substrate with a 1st bottom surface and a 2nd top surface
 opposite said bottom surface;

 a control circuitry disposed on said 1st bottom surface of said
 substrate; and

10 an array of micromirror sections disposed on said 2nd top surface of
 said single substrate wherein each said micromirror section
 comprises a micromirror; and

15 at least one support structure for supporting said micromirror and
 via connectors opened through said single substrate for connecting
 said control circuit to said support structure.

(Currently Amended) 18. The array of claim 17, wherein:

20 said control circuitry disposed on said bottom surface of said
 substrate comprising a circuit selected from the group consisting of:
 CMOS circuits, NMOS circuits, PMOS circuits, bipolar circuits,
 BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon
 thin film transistor circuits, polysilicon thin film transistor circuits,
25 SiGe transistor circuits, SiC transistor circuits, GaN transistor
 circuits, GaAs transistor circuits, InP transistor circuits, CdSe
 transistor circuits, organic transistor circuits, and conjugated
 polymer transistor circuits.

30

(Currently Amended) 19. The array of claim 17, wherein:

5 said single substrate comprising a substrate having said via
 connectors from said bottom surface to said top surface through
 said single substrate is selected from the group consisting of a
 silicon-on-insulator (SOI) substrate, a silicon substrate, a
 polycrystalline silicon substrate, a glass substrate, a plastic
 substrate, a ceramic substrate, a germanium substrate, a SiGe
 substrate, a SiC substrate, a sapphire substrate, a quartz substrate, a
10 GaAs substrate, and an InP substrate.

(Currently Amended) 20. The array of claim 17, wherein:

15 said micromirror section disposed on said top surface additionally
 comprises at least one addressing electrode for actuating said
 micromirror.

(Currently Amended) 21. The array of claim 20, additionally comprising:

20 at least one of said via connectors comprising an electrically
 conductive routing line ~~integral with~~ through said single substrate
 ~~that~~ connects said control circuitry to said at least one addressing
 electrode of at least one of said micromirror sections.

25 (Currently Amended) 22. The array of claim 21, wherein:

 said at least one ~~electrically conductive routing line~~ comprises a via
 connector through said single substrate and comprising a
 metallization in said via connector.
30

(Currently Amended) 23. The array of claim 17, wherein:

said single substrate additionally comprises an insulating layer
between said ~~first~~ bottom surface and said ~~second~~ top surface.

5

(Currently Amended) 24. The array of claim 17, wherein:

said micromirror disposed on said top surface further comprising a
metallic mirror.

10

(Currently Amended) 25. The array of claim 17, wherein:

said micromirror disposed on said top surface further comprising a
multi-layer dielectric mirror.

15

(Currently Amended) 26. The array of claim 17, wherein:

said micromirror disposed on said top surface further comprising a
substantially planar reflective side with neither recesses nor
protrusions.

20

(Currently Amended) 27. The array of claim 17, wherein:

said micromirror disposed on said top surface further comprising a
reflective surface having no edges perpendicular to a projection
direction of an incident light propagation vector onto said single
substrate.

25

(Currently Amended) 28. The array of claim 27, wherein:

said reflective surface of said micromirror disposed on said top
surface further comprising a polygon-shaped reflective surface.

30

February 21, 2008

(Currently Amended) 29. The array of claim 28, wherein:

5 said polygon-shaped reflective surface is selected from the group of reflective surfaces consisting of a rectangle-shaped reflective surface and a hexagon-shaped reflective surface.

(Currently Amended) 30. The array of claim 17, wherein:

10 said micromirror section ~~additionally~~ comprises a torsion hinge disposed underneath and supporting said micromirror support structure; and

15 said torsion hinge ~~further~~ comprising a pair of supporting structures for supporting said torsion hinge on said substrate.

(Currently Amended) 31. The array of claim 17, wherein:

20 said micromirror section ~~additionally~~ comprises at least one stopping member for limiting a rotation of said micromirror.

(Currently Amended) 32. The array of claim 17, wherein:

25 said at least one stopping member comprises a ~~1st~~ first stopping member for limiting the rotation of said micromirror in a ~~1st~~ first direction; and

30 a ~~2nd~~ second stopping member for limiting the rotation of said micromirror in a direction opposite to said ~~1st~~ first direction.

(Currently Amended) 33. A spatial light modulator (SLM) comprising an array of electromechanical micromirror devices wherein said micro-mirror devices further comprising:

5 a single substrate with a 1st bottom surface and a 2nd top surface
 opposite said bottom surface;

 a control circuitry disposed on said 1st bottom surface of said
 substrate; and

10

 an array of micromirror sections disposed on said 2nd top surface of
 said single substrate wherein each said micromirror section
 comprises a micromirror; and

15

 a support structure for supporting said micromirror and via
 connectors opened through said single substrate for connecting said
 control circuit to said support structure.

20

(Currently Amended) 34. A method of fabricating an array of
electromechanical micromirrors comprising the steps of:

 providing a single substrate with a 1st bottom surface and a 2nd top
 surface opposite said bottom surface;

25

 forming control circuitry on said 1st bottom surface of said
 substrate;; and

30

 forming a plurality of support structures on said 2nd top surface of
 said single substrate and forming a plurality of micromirrors on top
 of and supported by said support structures and opening via
 connectors through said single substrate for connecting said control
 circuit to said support structure.

February 21, 2008

(Currently Amended) 35. The method of claim 34, wherein:

5 said step of forming said control circuitry comprises a step of
fabricating on said bottom surface said control circuits selected from
the group consisting of: CMOS circuits, NMOS circuits, PMOS
circuits, bipolar transistor circuits, BiCMOS circuits, DMOS circuits,
HEMT circuits, amorphous silicon thin film transistor circuits,
polysilicon thin film transistor circuits, SiGe transistor circuits, SiC
transistor circuits, GaN transistor circuits, GaAs transistor circuits,
10 InP transistor circuits, CdSe transistor circuits, organic transistor
circuits, and conjugated polymer transistor circuits.

(Currently Amended) 36. The method of claim 34, wherein:

15 said step of providing said single substrate further comprising a
step of providing said single substrate is selected from a group of
substrates consisting of a silicon-on-insulator (SOI) substrate, a
silicon substrate, a polycrystalline silicon substrate, a glass
substrate, a plastic substrate, a ceramic substrate, a germanium
20 substrate, a SiGe substrate, a SiC substrate, a sapphire substrate, a
quartz substrate, a GaAs substrate, and an InP substrate.

(Currently Amended) 37. The method of claim 34, wherein:

25 said step of forming said micromirrors additionally comprises a
step of forming on said top surface a plurality of addressing
electrodes for actuating said micromirrors.

(Currently Amended) 38. The method of claim 37, additionally comprising a step of:

5 forming a plurality of electrically conductive routing lines as said
via connectors through ~~integrated with~~ said single substrate for
connecting said control circuitry to said plurality of addressing
electrodes.

(Currently Amended) 39. The method of claim 38, wherein said step of:

10 forming said plurality of electrically conductive routing lines as a
metal via connector through said single substrate. ~~comprises the~~
~~steps of:~~
15 ~~forming at least one via through said substrate; and~~
~~forming a metallization in said at least 1 one via.~~

(Currently Amended) 40. The method of claim 34, wherein:

20 said step of providing said single substrate further comprising a
step of providing a single substrate comprises an insulating layer
between said 1st bottom surface and said 2nd top surface.

(Currently Amended) 41. The method of claim 34, wherein:

25 said step of forming a plurality of micromirrors comprises a step of
forming on said top surface a reflective metallic coating on said
micromirrors.

(Currently Amended) 42. The method of claim 34, wherein:

5 said step of forming on said top surface a plurality of micromirrors
 comprises a step of forming a reflective multi-layer dielectric
 coating on said micromirrors.

(Currently Amended) 43. The method of claim 34, wherein said step of
forming said micromirrors comprises the steps of:

10 forming on said top surface said plurality of micromirror support
 structures embedded in a sacrificial layer;

 planarizing a top surface of said sacrificial layer and said
 micromirror support structures;

15 depositing a micromirror material on said top-surface;

 patterning said micromirror material to form a plurality of
 micromirrors; and

20 removing said sacrificial layer by an etching process.

(Currently Amended) 44. The method of claim 43, wherein:

25 said step of forming said microstructures in said sacrificial layer
 further comprising a step of forming on said top surface said
 microstructures in a layer composed of a material selected from ~~the~~
 a group of materials consisting of a photoresist polymer, a silicon
 oxide, a silicon nitride, a silicon oxynitride, and an amorphous
30 silicon.

(Currently Amended) 45. The method of claim 43, wherein:

5 said step of planarizing said top surface of said sacrificial layer
 further comprising a step of applying a chemical mechanical
 polishing (CMP) process.

(Currently Amended) 46. The method of claim 34, wherein said step of
forming a plurality of micromirrors comprises a step of:

10 patterning said micromirrors on said top surface to have no edges
 perpendicular to a projection direction of an incident light
 propagation vector onto a plane of said single substrate.

(Currently Amended) 47. The method of claim 46, wherein:

15 said step of ~~forming~~ patterning said micromirrors further
 comprising a step of patterning at least one of said micromirrors as a
 polygon-shaped micromirror.

20 (Currently Amended) 48. The method of claim 47, wherein:

 said step of ~~forming~~ patterning said polygon-shaped micromirror is
 a step of ~~forming~~ patterning said micromirror either as a
 rectangle-shaped micromirror or a hexagon-shaped micromirror.

25 (Currently Amended) 49. The method of claim 34, additionally comprising
 a step of:

 forming a torsion hinge for supporting said support structures by
 forming a hinge support followed by forming a torsion hinge on top
30 of ~~and supported by~~ said hinge support.

(Currently Amended) 50. The method of claim 34, additionally comprising the step of:

5 forming at least one stopping member on said top surface for limiting a rotation of said micromirror.

(Currently Amended) 51. The method of claim 50, wherein said step of forming at least one stopping member comprises:

10 forming a ~~1st~~ first stopping member for limiting a rotation of said micromirror in a ~~1st~~ first direction; and

15 forming a ~~2nd~~ second stopping member for limiting a rotation of said micromirror in a second direction opposite to said ~~1st~~ first direction.

(Currently Amended) 52. A method of fabricating an array of electromechanical micromirrors, comprising the steps of:

20 providing a single silicon-on-insulator substrate with an epitaxial top silicon layer above an insulator layer, supported by a bottom silicon layer;

25 forming control circuitry on said epitaxial top silicon layer;

 removing said bottom silicon layer, thereby exposing ~~the~~ said insulator layer;

30 forming a plurality of support structures on a surface of said insulation layer opposite said epitaxial top silicon layer followed by forming a plurality of micromirrors on top of and supported by said support structures.

February 21, 2008

(Currently Amended) 53. The method of claim 52, wherein:

5 said step of forming said control circuitry comprises a step of
fabricating said control circuits selected from a group of circuits
consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar
transistor circuits, BiCMOS circuits, and DMOS circuits.

(Currently Amended) 54. The method of claim 52, wherein:

10 said step of removing said bottom silicon layer comprises a step of
applying a back-grinding step to remove said bottom silicon layer
below said insulation layer.

(Currently Amended) 55. The method of claim 52, wherein:

15 said step of removing said bottom silicon layer comprises a step of
applying a chemical mechanical polishing (CMP) step to remove
said bottom silicon layer below said insulation layer.

20 (Currently Amended) 56. The method of claim 52 additionally comprises a
step of:

25 forming a plurality of addressing electrodes for actuating said
plurality of micromirrors on a surface of said insulation layer
opposite said epitaxial top silicon layer.

(Currently Amended) 57. The method of claim 56, additionally comprising
a step of:

30 forming a plurality of electrically conductive routing lines
~~integrated with said single substrate~~ for connecting said control
circuitry disposed in said epitaxial top silicon layer to said plurality
of addressing electrodes disposed below said insulation layer.

(Currently Amended) 58. The method of claim 57, wherein said step of forming said plurality of electrically conductive routing lines comprises the steps of:

forming at least one via through said substrate; and

5

forming a metallization in said via for connecting said control circuitry in said epitaxial top silicon layer to said plurality of addressing electrodes disposed below said insulation layer.

10

(Currently Amended) 59. The method of claim 52, wherein said step of forming said micromirrors the steps of:

forming said plurality of micromirror support structures embedded in a sacrificial layer below said insulation layer opposite said epitaxial top silicon layer;

15

planarizing a top surface of said sacrificial layer and said micromirror support structures;

20

depositing a micromirror material on said top-surface of said sacrificial layer;

patterning said micromirror material to form a plurality of micromirrors; and

25

removing said sacrificial layer by an etching process.

(Currently Amended) 60. The method of claim 59, wherein:

30

said step of planarizing said top surface of said sacrificial layer further comprising a step of applying a chemical mechanical polishing (CMP) process.